

Key Features :

- Frequency range : 24 – 28GHz
- Receiver gain : 12.5dB
- Transmitter gain : 13dB
- Receive/transmit output power at P-1 : 7/9dBm
- Phase shift bit : 6 bits
- Phase shift step : 5.625°
- Phase shift RMS : 3°, phase shift additive attenuation ±1dB
- Attenuation bit : 5 bits
- Attenuation step : 0.5dB
- Attenuation RMS : 0.5dB, attenuation additive phase shift ±5°
- Input/Output Standing Wave : 1.5
- Operating voltage VDD : 5V/30mA
- Operation voltage VSS : -5V/13mA
- Control method : TTL serial control
- Chip dimensions : 4.2mm x 3.2mm x 0.1mm
- Applications : wireless communication, transceiver module, radio telecommunication etc.

Description :

AMT1313 is a multi-function chip incorporating with amplifier, switch, 6-digit attenuator, 6-digit phase shifter, control driver etc. functions K band MMIC, it is designed by Gallium Arsenide (GaAs) pHEMT process. The chip uses +5V/-5V voltage operation, control level is TTL, with serial control for phase shift and attenuation, support 40MHz clock signal. This chip is designed with ground through metal vias on the back technology. All chip products are 100% RF tested.

Absolute Maximum Ratings (Ta = 25°C)

Symbol	Parameter	Value	Remark
V _{CLK} /V _{CLR} /V _{SEL} /V _{DARY} /V _{T/R} /V _{DATA}	Control voltage	+6V	
VDD	Operation voltage	+7V	
VSS	Operation voltage	-6V	
Pin	Max. Input Signal Power	+20dBm	
Tch	Operation Temperature	150°C	
Tm	Sintering Temperature	310°C	30s, N ₂ protection
Tstg	Storage Temperature	-65 ~ +150°C	


[1] Operation outside any of the Absolute Maximum Ratings may cause permanent device damage.

Electrical Characteristics (Ta = 25°C)


Symbol	Parameter	Value			Unit	Remark
		Min	Typical	Max		
F	Frequency		24 ~ 28		GHz	
G _R	Receiver gain	-	12.5	13	dB	
P _{-1R}	Receiver output at P-1 point	6	7	9	dBm	
NF	Noise figure	-	11	-	dB	
G _T	Transmitter gain	-	13	14.3	dB	
P _{-1T}	Transmitter output at P-1 point	8	9	11	dBm	
PS	Phase shift range	5.625 – 354.375 (6 bits phase shift)			°	
Δat	Phase shift additive attenuation variation	-1	-	+1	dB	
RMS _P	Phase shift RMS	-	3	4.2	°	
ATT	Attenuation range	0.5 – 15.5 (5 bits attenuation)			dB	
Δps	Attenuation additive phase shift variation	-4	-	+4	°	
RMS _A	Attenuation RMS	-	0.2	0.4	dB	
VSWR	Input Output Standing Wave	-	1.5	1.8		
I _D	Operation current I _d	-	30	-	mA	Standby state 5mA
I _E	Operation current I _s	-	13	-	mA	

Typical Performance


Transmitter Gain Curve




Transmitter P-1 Curve











Transmitter Input Standing Wave Curve




Transmitter Output Standing Wave Curve







Internal Functional Block Diagram



Chip Dimensions (Unit : μm)



Chip Layout Diagram



Solder Pad Definition

Name	Dimension	Remark
RX_in/TX_out	100µm x 100µm	Receiver Input/Transmitter Output
COM	100µm x 100µm	Receiver Output/Transmitter Input
PTC/PRC/SDOUT	100µm x 100µm	TTL, Output : transmit control/receive control/serial control word
VSS/VDD	100µm x 100µm	Power Supply Pad : -5V/+5V
CS/CLK/DA/LD/TR	100µm x 100µm	TTL, control signal input, speed 40M
CLR	100µm x 100µm	TTL, reset signal input, level high active, can be floating.
GND	100µm x 100µm	Ground
PTR/PTRN	100µm x 100µm	DCFL, TR in-phase/inversion output


Control Description**Signal Function Definition**


No.	Signal	Level	Function		Remark
			“0”	“1”	
1	TR	Input (TTL Level)	Receive	Transmit	Transmit, receive control signal
2	CS	Input (TTL Level)	Load data	Hold data	Chip select signal, low active
3	CLK	Input (TTL Level)	-	-	Clock signal, falling edge active
4	LD	Input (TTL Level)	-	-	Data ready signal, falling edge active
5	DA	Bit 1	Input (TTL Level)	Operate	Standby
		Bit 2 ~ Bit 12	Input (TTL Level)	Off	On
		Bit 0	Input (TTL Level)	Operate	Standby
6	CLR	Input (TTL Level)	-	-	Reset signal : 100ms low level after power on, reset activates.
7	PRC	Output (TTL Level)	-	-	Receive control signal
8	PTC	Output (TTL Level)	-	-	Transmit control signal
9	SDOUT	Output (TTL Level)	-	-	Output DA control signal : when new serial control data input into the shift register, the original control data in the register will be output in sequence from SDOUT port.

Serial Control Word Definition

BIT	Description
BIT0	Transmit enable
BIT1	Receive enable
BIT2	5.625 °
BIT3	11.25 °
BIT4	22.5 °
BIT5	45 °
BIT6	90 °
BIT7	180 °
BIT8	0.5 dB
BIT9	1 dB
BIT10	2 dB
BIT11	4 dB
BIT12	8 dB

Control Circuit Diagram



Timing**Switch Logic State Truth Table**

Input (TTL)			Output			Chip Status
T/R	D1	D2	T/R in-phase output Ptr	T/R inverse output PtrN	LOAD	
1	1	X	0V	-5V	-5V	Transmit state
0	X	1	-5V	0V	-5V	Receive state
1	0	X	-5V	-5V	0V	Load state
0	X	0	-5V	-5V	0V	Load state

Output Signal Description and State

Input (TTL)			Output (TTL)	
T/R	D1	D2	PTC	PRC
1	1	X	1	0
1	0	X	0	0
0	X	1	0	1
0	X	0	0	0

Please see appendix A for details.